Interconnection networks play a significant role in efficient on-chip communication for multicore systems. This paper introduces a new interconnection topology called the Hierarchical Cross Connected Recursive network (HCCR) and a shortest path routing algorithm for the HCCR. Proposed topology offers a high degree of regularity, scalability, and symmetry with a reduced number of links and node degree. A unique address encoding scheme is proposed for hierarchical graphical representation of HCCR networks, and based on this scheme a shortest path routing algorithm is devised. The algorithm requires ) time where and , in worst case to determine the next node along the shortest path.
Introduction
Over the last decade, on-chip communication has become a major bottleneck due to trend in integrating thousands of cores on single chip. Network on Chip (NoC) has emerged as a promising candidate for efficient on-chip communication, providing high throughput, better scalability and reusability in multicore systems. The two fundamental design challenges for any interconnection network in terms of overall system cost and performance are topology and routing algorithm. There have been many architectural and theoretical studies on NOCs topologies. Direct topologies 1 such as rings are cost-effective, but deliver relatively poor performance, especially as the number of connected cores increases. A reconfigurable system 2 was proposed based on a hierarchical mesh interconnection network consisting of nearest neighbor connectivity at the lowest hierarchy level, together with horizontal and vertical buses for global connectivity. WK-recursive hierarchical networks 3 offer high degree of regularity, scalability, and symmetry, which make them suitable for manufacture using VLSI technology. On the other hand, among higher connectivity topologies, 2-D mesh 4 has been the most popular topology. Small degree topologies such as Octagon 5 and Spidergon 6 are proposed by ST Microelectronics. Triple-based Hierarchical Interconnection Network 7 (THIN) is presented in literature, focusing on decreasing node degree, reducing links and shortening diameter. An extensive research has been conducted on the shortest path routing algorithm for hierarchical interconnection networks. Yu, X & Li presented an algorithm for shortest path routing on crossed cube connected ring network 8 , with time complexity . Optimal dynamic 9 two terminal message routing algorithm was presented for kcirculant networks for the restricted shortest path in time. In another work, shortest path routing was proposed for WK-recursive 10 incomplete networks with time preprocessing where d > 1 is the size of basic building block and t 1 is the level of expansion. This algorithm takes time for each intermediate node to determine the next node along the shortest path. Qiu presented a routing algorithm that finds n disjoint shortest paths in n-dimensional hypercube 11 in . Jha & Jana presented shortest path routing, which requires 12 log n + 1time in the worst case, is proposed for Multi-Mesh of Trees on processor network 12 . This paper proposes a new on-chip interconnection architecture i.e. Hierarchical Cross Connected Recursive network (HCCR) along with efficient shortest path routing algorithm. HCCR is derived from the WK-recursive topology 3 , with small degree and reduced number of links. The proposed network is simple, hierarchical, symmetrical and scalable interconnection architecture which can make it suitable for communication in parallel/distributed networks. Our contribution to this paper is to give unified representation of HCCR with unique address mapping. On the basis address mapping, the shortest path routing algorithm is proposed. In worst case it takes 5(k-1) time, where k and k > 0, to determine the next node along shortest path.
Topology and Construction of HCCR
HCCR is a hierarchical, symmetrical and scalable interconnection architecture with small node degree, reduced number of links and short diameter. Level k HCCR ( network ( where n denotes the number of nodes), is constructed using recursive HCCR networks as shown in figure 
2-D mesh 4 Hypercube
Network cost is usually determined by the number of links, number of routers, wire density, number of interfaces and VLSI layout area complexity models. Networks with lower node degree are likely to have less communication complexity of the router, including wire congestion in the physical layout. Moreover with constant nodes degree: independent of the network size, the network is more modular. For all switching strategies, small network diameter improves network contention (in buffer and edges) and reduces propagation delay in point-to-point communication. A major drawback of hypercube-based networks is that they lack expansibility. As their size grows, number of ports gives an upper bound on their expansion. On the other hand HCCR has the fewest number of links in different scales when compared to 2-D Mesh and Hypercube. As shown in figure 2.a and 2.b that despite having low diameter over large size networks, Hypercube becomes complex structure due to more number of links and variable node degree. The diameter of HCCR is shorter than 2-D mesh even for the large network size. This property of HCCR can be exploited to get high performance communication at low cost by utilizing the locality that exists in parallel/distributed network. 
Hierarchical Address-Encoding scheme for HCCR
In this section hierarchical address encoding scheme for HCCR is discussed. This scheme has its own significance in realization of the shortest path routing algorithm. Let denote the position vector of node n in where and . As shown in figure 3 .a, and are referred as local index of node n in x and y dimension respectively All the nodes in are represented by unique ID's with 2-bits symbol as shown in the 
Address Mapping for Shortest Routing Algorithm
Based on address-encoding presented in section 3, this section discuses address mapping scheme for HCCR where . This scheme maps every source node against a fixed number. These fixed numbers are used as the reference point to find the shortest path in proposed algorithm and remain fixed for . 
Experiments and result
The proposed algorithm is verified by finding average distance using different network sizes of HCCR (k = 0 to k = 3) and comparing the results with Dijkstra's algorithm. The results plotted with different networks size up to 1024 nodes are shown in Figure 6 a, there is 7.7% increase in the average distance of HCCR ( ) in comparison to 2-D Mesh. Whereas HCCR has fewer longer paths in comparison to 2-D Mesh (32 x 32) as shown in Figure 6 .b. This property of HCCR can be scope of future work to get high performance communication at low cost by exploring the locality based traffic for HCCR networks. 
Conclusion
We have presented a new interconnection topology called the Hierarchical Cross Connected Recursive network (HCCR) and a shortest path routing algorithm for the HCCR. On comparing the 2-D Mesh and hypercube topologies, it is shown that the properties of HCCR make it suitable even for large network sizes due to better expansibility and small node degree. We proposed a shortest path routing algorithm to guarantee efficient communication in HCCR. Our results show that in case of shortest path communication in HCCR ( ), there are fewer longer paths compared to a 2-D Mesh (32x32). We show that in worst case proposed algorithm takes a time proportional to 5(k-1) where and k > 1, to determine the next node along the shortest path. Future research will focus on simulating the shortest path routing algorithm under different network load conditions and comparing the performance of HCCR with other interconnection networks.
